|
|
 |
|
|
|
CA3420AS Supplier, CA3420AS on Stock |
|||
| CA3420AS CA3420AS PDF Circuit Board Material: .014 Getek, 4 - layer, 1 oz copper, Microstrip line details: width = .026, spacing = .026 The silk screen markers A, B, C, etc. and 1, 2, 3, etc. are used as placemarkers for the input and output tuning shunt capacitors. The markers and vias are spaced in .050 increments. C7/C8 are for 900 MHz matching circuits and C9/C12 are for 1900 MHz matching circuits. CA3420AS Datasheet Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Infineon Technologies is an approved CECC manufacturer. CA3420AS Suppliers Notes to the characteristics 1. The unweighted RMS noise output voltage is measured at a bandwidth of 60 Hz to 15 kHz with a source impedance (Rs) of 5 kΩ. 2. The RMS noise output voltage is measured at a bandwidth of 5 kHz with asource impedance of 0 Ω and a frequency of 500 kHz. With a practical load (R= 8 Ω; L = 200µH) the noise output current is only 100 nA. 3. Ripple rejection is measured at the output with a source impedance of 0 Q and a frequency between 100 Hz and 10 kHz. The ripple voltage = 200 mV (RMS value) is applied to the positive supply rail. Port A (PA7..PA0) Port A is an 8-bit bi-directional I/O port. Port pins can pro- vide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20 mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. These octal bus transceivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated. Notes: 1Temperature ranges are as follows: A Version: -40C to +125C. 2See Terminology. 3DC specifications tested with the outputs unloaded. 4Linearity is tested using a reduced code range: ADT7316 (code 115 to 4095); ADT7317 (code 28 to 1023); ADT7318 (code 8 to 255) 5See Terminology. 6Round Robin is the continuous sequential measurement of the following three channels : VDD , Internal Temperature and External Tempera- ture. 7Guaranteed by Design and Characterization, not production tested 8In order for the amplifier output to reach its minimum voltage, Offset Error must be negative. In order for the amplifier output to reach its maximum voltage, V REF =V DD , "Offset plus Gain" Error must be positive. 9The SDA & SCL timing is measured with the input filters turned on so as to meet the Fast-Mode I 2C specification. Switching off the input filters improves the transfer rate but has a negative affect on the EMC behaviour of the part. 10Guaranteed by design. Not tested in production. 11Guaranteed by design and characterization, not production tested. 12All input signals are specified with tr = tf = 5 ns (10% to 90% of V DD) and timed from a voltage level of 1.6 V. 13Measured with the load circuit of Figure 3. 14IDD spec. is valid for all DAC codes. Interface inactive. All DACs active. Load currents excluded. Specifications subject to change without notice. Advanced submicron CMOS technology makes the Am79Q02/021/031 QSLAC devices economical, with both the functionality and the low power consumption needed in linecard designs to maximize linecard density at minimum cost. When used with four Legerity SLICs, a QSLAC device provides a complete software- configurable solution to the BORSCHT functions. |
|
||
