|
|
 |
|
|
|
CA3410E Supplier, CA3410E on Stock |
|||
| CA3410E CA3410E PDF Controls Controls Boost Preregulator to Near-Unity Power Factor Accurate Power Limiting Improved Feedforward Line Regulation Peak Current-Mode Control in Second Stage Programmable Oscillator Leading-Edge/Trailing-Edge Modulation for Reduced Output Ripple Low Start-up Supply Current Synchronized Second Stage Start-Up, with Programmable Soft-start Programmable Second Stage Shutdown CA3410E Datasheet The ISL6295 integrates a highly accurate 16-bit (15-bit plus sign) integrating A/D converter that performs calibrated current measurement to within 0.5% error. On-chip counters precisely track battery charge/discharge and temperature history. Also included are an on-chip voltage regulation circuit, non-crystal time base, and on-chip temperature sensor. The operating voltage range of the ISL6295 is optimized to allow a direct interface to a single cell Li-Ion/Li-Poly pack. 256 bytes of general-purpose nonvolatile EEPROM storage are provided to store factory programmed, measured, and user defined parameters. CA3410E Suppliers The Radiation Hardened ACS27MS is a Triple 3-Input NOR Gate. For each gate, a HIGH level on any input results in a LOW level on the Y output. A LOW level on all inputs results in a HIGH level on the Y output. All inputs are buffered and the outputs are designed for balanced propagation delay and transition times. CLOCK Pulse Width, HIGH or LOW Setup Time HIGH or LOW (INPUT to CLOCK) Hold Time HIGH or LOW (INPUT to CLOCK) Setup Time HIGH or LOW (LOAD to CLOCK) Hold Time HIGH or LOW(LOAD to CLOCK) Setup Time HIGH or LOW (PE or TE to CLOCK) Hold Time HIGH or LOW(PE or TE to CLOCK) Recovery Time CLR to CK The majority of problems with current sharing can be minimised by ensuring that the current paths to the individual modules are the same length and arranging the leads to equalise the effect of any mutual inductances between current paths to the individual paralleled modules. The DS90C363A/DS90CF363A transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock fre- quency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 170 Mbytes/ sec. The DS90C363A transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedi- cated pin. The DS90CF363A is fixed as a Falling edge strobe transmitter. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe Re- ceiver (DS90CF364) without any translation logic. This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces. The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. The data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is high. |
|
||
