CA3410AE Supplier, CA3410AE on Stock |
|||
| CA3410AE CA3410AE PDF Advanced submicron CMOS technology makes the Am79Q02/021/031 QSLAC devices economical, with both the functionality and the low power consumption needed in linecard designs to maximize linecard density at minimum cost. When used with four Legerity SLICs, a QSLAC device provides a complete software- configurable solution to the BORSCHT functions. CA3410AE Datasheet Advanced submicron CMOS technology makes the Am79Q02/021/031 QSLAC devices economical, with both the functionality and the low power consumption needed in linecard designs to maximize linecard density at minimum cost. When used with four Legerity SLICs, a QSLAC device provides a complete software- configurable solution to the BORSCHT functions. CA3410AE Suppliers Absolute Maximum Ratings are stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this data sheet is not implied. Exposure of the device to the absolute maximum ratings for an extended period may degrade the device and effect its reliability. • UL Certified No. E209204 • 600V-10A 3-phase IGBT inverter bridge including control ICs for gate driving and protection • Divided negative dc-link terminals for inverter current sensing applications • Single-grounded power supply due to built-in HVIC • Typical switching frequency of 5kHz • Built-in thermistor for over-temperature monitoring • Inverter power rating of 0.5kW / 100~253 Vac • Isolation rating of 2500Vrms/min. • Very low leakage current due to using ceramic substrate • Adjustable current protection level by varying series resistor value with sense-IGBTs The CA3410AE is a 5-bit registered transceiver containing five bus transceivers with both transmit and receive registers. The bus outputs (BUCA3410AE0 C BUCA3410AE4) are specified for driving a 25 ohm bus and the receive outputs (Q0 C Q4) are specified for driving a 50 ohm line. The bus outputs have a normal high level output voltage and a normal low level output voltage when the bus enable (BUCA3410AEEN0 C BUCA3410AEEN4) is high. However, the output is switched to a cut-off level when a bus-enable is low. This cut-off level is sufficiently low that a relatively high impedance is presented to the bus in order to minimize reflections. There is one bus-enable for each bus driver; a clock (CLK1) which is common to all five bus driver registers; and a separate clock (CLK2) which is common to all five receive registers. Data at the D inputs is clocked to the Bus register by a positive transition of CLK1 and data on the bus is clocked into the Receiver register by a positive transition of CLK2. A high on the Master Reset clears all registers. !Features 1) Built-in overvoltage protection circuit, overcurrent protection circuit and thermal shutdown circuit 2) TO220FP-5, TO252-5 standard packages can be accomodated in wide application. 3) 0µA (design value) circuit current when switch is off 4) Richly diverse lineup. 5) Low minimum I/O voltage differential. Touch screens from different makers Operating parameters for the touch screens from different manufacturers vary depending on the size of the sensor, material it is made from, and mechanical construction. The CA3410AE takes these properties into account, and adjusts automatically for plate-to-plate capacitance, intrinsic plate resistances, etc. |
|
||