|
|
 |
|
|
|
CA3401 Supplier, CA3401 on Stock |
|||
| CA3401 CA3401 PDF FILTER CAPACITOR REQUIREMENTS As shown in Figure 4, other various decoupling capacitors are required around the supply and reference points with no special tolerances being required. Placement of all capacitors should be as close to the appropriate pins of the PCM58P as possible to reduce noise pickup from surrounding circuitry. CA3401 Datasheet RootCNyquist Digital Filtering (Coefficient = 0.5) Burst Edge Processing Circuitry (RampCUp and CDown) Two 10CBit DACs for I/Q Output Operating Voltage Range: 2.7 to 5.5 V PN511 Random Pattern Generator Conformance to RCR Standard for PHS, PDC Variable Data Transmission Rate up to 800 kbps (VDD = 5 V) Timing Generator with PLL QPSK Mode, Burst, and Continuous I/Q Signal Output is Performed Companion Device is MRFIC0001 CA3401 Suppliers 1. Set A/B control to 0/+5V, Vdd = +5V and use HCT series logic to provide a TTL driver interface. 2. Control inputs A/B can be driven directly with CMOS logic (HC) with Vdd = +5 Volts applied to the CMOS logic gates. 3. DC blocking capacitors are required for each RF port as shown. Capacitor value determines lowest frequency of operation. 4. Highest RF signal power capability is acheived wiht Vdd = +7V and A/B set to 0/+7V. 5. Back side paddle must be connected to RF ground. 6. A grounded coplanar waveguide PCB layout technique is recommended to achieve high isolation. The component side ground plane between RFC/grounded paddle and RF1/RF2 should be continuous, see below. There should be a continu- ous ground plane under component side layout. The CA3401 is a 1C10 fanout buffer used for 133/100 MHz CPU, 66/33 MHz PCI, 14.318 MHz REF, or 133/100/66 MHz SDRAM clock distribution. 10 outputs are typically used to support up to 2 SDRAM DIMMs commonly found in laptop or mobile applications. The CA3401 has the same features and operating characteristics of the PCK2001 and is available in the SSOP 28 pin package. Continuous Drain Current Pulsed Drain Current Gate-Source Voltage Maximum Avalanche current Non-Repetitive Maximum Avalanche Energy Repetitive Maximum Avalanche Energy Maximum Drain-Source dV/dt Peak Diode Recovery dV/dt Max. Power Dissipation The ADV7181B integrated video decoder automatically detects and converts a standard analog baseband television signal- compatible with worldwide standards NTSC, PAL, and SECAM into 4:2:2 component video data-compatible with 16-/8-bit CCIR601/CCIR656. This pin is internally biased at the reference voltage level, VR; VR = +VS/2 Ð 650 mV. The DC voltage level at this pin forms an internal reference for the voltage levels at pin 3, 8, 11 and 12. Pin 10 must be bypassed to ground with a 0.1 mF capacitor. |
|
||
