|
|
 |
|
|
|
CA339F Supplier, CA339F on Stock |
|||
| CA339F CA339F PDF VCC and VSS are the power supply and ground pins. The UR5HCSPI-SA will operate from a 3-5 Volt power supply. To prevent noise problems, provide bypass capacitors placed as close as possible to the IC with the power supply. VX, where available, should be tied to Vcc. CA339F Datasheet • Fully registered inputs and outputs for pipelined operation • Fast clock speed: 167 MHz • Fast access time: 3.8 ns • Single 3.3V -5% and +5% power supply VDD • Separate VDDQ for 3.3V or 2.5V I/O • Individual byte write (BWa# - BWd#) controls may be tied LOW • Single Read/Write control pin (W#) • CKE# pin to enable clock and suspend operations • Internally self-timed, registers outputs eliminate the need to control G# • Snooze mode (ZZ) for power down • Linear or Interleaved Burst Modes • Three chip enables for simple depth expansion CA339F Suppliers Figure 1 illustrates the conventional structure of a feedback amplifier, including the wide-band operational amplifier OPA discussed here. As can be seen in Figure 2, this kind of OPA consists of a differential amplifier TA with high- impedance output (7) and an impedance converter B inserted afterwards. The elements R and C function between them, determining, among other things, the open-loop gain GOL, slew rate, and bandwidth fC3dB. The circuit techniques of B are not discussed here, but it could have a structure such as the push-pull one shown in Figure 3. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores in- structions and data, using the PM bus for transfers. Using the DM and PM buses in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP- 21061s external port. Programmable Logic Device C 128 Macrocells C 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell C 84, 100, 160 Pins C 7.5 ns Maximum Pin-to-pin Delay C Registered Operation up to 125 MHz C Enhanced Routing Resources Flexible Logic Macrocell C D/T/Latch Configured Flip-flops C Global and Individual Register Control Signals C Global and Individual Output Enable C Programmable Output Slew Rate C Programmable Output Open Collector Option C Maximum Logic Utilization by Burying a Register within a COM Output Advanced Power Management Features C Automatic 10 µA Standby for L Version C Pin-controlled 1 mA Standby Mode C Programmable Pin-keeper Inputs and I/Os C Reduced-power Feature per Macrocell Available in Commercial and Industrial Temperature Ranges Available in 84-lead PLCC, 100-lead PQFP, 100-lead TQFP and 160-lead PQFP Packages Advanced EE Technology C 100% Tested C Completely Reprogrammable C 10,000 Program/Erase Cycles C 20-year Data Retention C 2000V ESD Protection C 200 mA Latch-up Immunity JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported Fast In-System Programmability (ISP) via JTAG PCI-compliant 3.3 or 5.0V I/O Pins Security Fuse Feature Rx (pin5) The computers RS232 transmit signal can be directly connected to this pin from the RS232 line as long as a current limiting resistor (typically about 47KΩ) is installed in series. (Internal protection diodes will pass the input currents safely to the supply connections, protecting the ELM320.) Internal signal inversion and Schmitt trigger waveshaping provide the necessary signal conditioning. The ADE3xxx is a family of highly integrated display engine ICs, enabling the most advanced, flexible, and cost-effective system-on-chip solutions for LCD display applications. The ADE3xxx line-up covers the full range of applications from XGA analog only to dual SXGA Smart Panel designs. All twelve ADE3xxx devices are pin-to-pin compatible and use a common software platform. |
|
||
