|
|
 |
|
|
|
CA339EX Supplier, CA339EX on Stock |
|||
| CA339EX CA339EX PDF VSENSE: This pin is the inverting input of the voltage amplifier and serves as the output voltage feedback point for the PFC boost converter. It senses the output voltage through a voltage divider which produces a nominal 3V. The voltage loop compensation is normally connected between this pin and VAO. The VSENSE pin must be above 1.5V at 25C, (1.9V at C55C) for the current syn- thesizer to work properly. CA339EX Datasheet Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, when executing out of external Program Memory, two activations of PSEN are skipped during each access to external Data Memory). PSEN is not activated during fetches from internal Program Memory. PSEN can sink/source 8 LS TTL inputs. It can drive CMOS inputs without an external pullup. CA339EX Suppliers All signals are TTL levels, including programming sig- nals. Bit locations may be programmed singly, in blocks, or at random. The device supports AMDs Flashrite programming algorithm (100 µs pulses), re- sulting in a typical programming time of 1 second. Patented on-chip Phase-Locked Loop with VCO for clock generation Provides two synthesized clocks Generates 20 and 40 MHz output frequencies. On-chip loop filter Low power CMOS technology Single +3.3 or +5 volt power supply 8-pin SOIC package In the FAN5608 device, two internal two-bit D/A converters provide independent programmability of each output channel current. Analog programming of the output current is also possible in the FAN5608. To do this, ground the "B" pins and connect a resistor between the "A" pins and a fixed supply voltage. The output current can then be programmed to any desired value within its specified range. The FAN5608DMPX/FAN5608MPX version uses a single White balance in the monochrome mode can be adjusted with either terminal 2 (white-balance analog control) or with terminals 3 and 4 (white-balance digital controls B and A, respectively). If analog control is selected, terminals 3 and 4 should be left open and terminal 2 adjusted appropriately (see Figure 1 and Figure 2 for control characteristics). The white balance is controlled per the following table: IN1-IN4 (Pins 1, 2, 3, 4): Sequenced Power Supply Monitor. Connect this pin to an external resistive divider between each sequenced power supply and GND. During Power On sequencing, 0.61V (typ) at this pin indicates that the sequenced power supply (enabled with each of the OUT1-OUT4 pins) has reached the desired Power On sequence voltage. A hysteresis current (programmed by the HYS pin) is sourced out of each of the IN1-IN4 pins after the 0.61V threshold is detected. During the Power Off sequence, 0.61V at this pin indicates that the sequenced power supply has reached the desired Power Off voltage. The hysteresis current is removed after the 0.61V thresh- old is detected. |
|
||
