|
|
 |
|
|
|
CA3338AMZ Supplier, CA3338AMZ on Stock |
|||
| CA3338AMZ CA3338AMZ PDF Note: Thermal limiting circuitry on-chip will shut down the cir- cuit at a junction temperature of about 165C. The device should never see this temperature and operation above 145C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information. CA3338AMZ Datasheet Note 1: Absolute maximum ratings are those values beyond which dam- age to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifi- cations. CA3338AMZ Suppliers General The SY88923V is an integrated limiting amplifier intended for high-frequency fiber-optic applications. The circuit connects to typical trans-impedance amplifiers found within a fiber-optics link. The linear signal output from a trans- impedance amplifier can contain significant amounts of noise, and may vary in amplitude over time. The SY88923V limiting amplifier quantizes the signal and outputs a voltage-limited waveform. The /EN pin allows the user to disable the output signal without removing the input signal. If VBatt > 28.5 V (typically), the voltage limitation of the IC is reduced from VS = 26 V to 20 V. The gate of the external transistor remains at the potential of the IC ground, thus producing voltage sharing between FET and lamps in the event of overvoltage pulses (e.g., load dump). The short-circuit protection is not in operation. At VBatt approximately < 23 V, the overvoltage detection stage 2 is switched off. Thus, dur- ing overvoltage detection stage 2, the lamp voltage Vlamp is calculated as follows: NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. Vcc, Control, and Switch terminals. Ethernet MAC and PHY functionality are integrated into Infineons 10BaseS chipset, achieving direct connectivity with standard Ethernet physical layer and switching devices. Its VDSL technology uses frequency division duplexing and QAM modula- tion to provide robust operation. Its spectral allo- cation allows noise-free coexistence with other xDSL technologies in the same bundle. When power is first applied to the device, the SO pin will be in a high-impedance state, and a high-to-low transi- tion on the CS pin will be required to start a valid instruc- tion. The SPI mode will be automatically selected on every falling edge of CS by sampling the inactive clock state. |
|
||
