|
|
 |
|
|
|
CA3318CD Supplier, CA3318CD on Stock |
|||
| CA3318CD CA3318CD PDF The SPX2808 is a low power, positive voltage regulator. This device is an excellent choice for use in battery-powered applications such as cordless telephones, radio control systems, and portable computers. The SPX2808 features offers very low quiescent currents (0.4mA), and very low drop output voltage (50mV at light load and 450mV at 300mA). The SPX2808 is offered in a 3-pin SOT-223 and SOT-89 package. CA3318CD Datasheet 1Biased; NOTE 11LOWSingle Ended to Single EndedInverting NOTE 1: Single ended input use requires that one of the differential inputs be biased. The voltage at the biased input sets the sw itch point for the single ended input. For LVCMOS input levels the recommended input bias netw ork is a resistor to VDDI, a resistor of equal value to ground and a 0.1µF capacitor from the input to ground. The resulting sw itch point is approximately VDD/2 300mV. CA3318CD Suppliers s Fast databus access time s Programmable sleep mode s Programmable serial interface characteristics x 5, 6, 7, or 8-bit characters x Even, odd, or no parity bit generation and detection x 1, 1.5, or 2 stop bit generation s False start bit detection s Complete status reporting capabilities in both normal and sleep mode s Line break generation and detection s Internal test and loop-back capabilities s Fully prioritized interrupt system controls s Modem control functions (CTS, RTS, DSR, DTR, RI, and CD). Frequency translation is accomplished with a 32-bit complex Numerically Controlled Oscillator (NCO). Real data entering this stage is separated into in-phase (I) and quadrature (Q) components. This stage translates the input signal from a digital intermediate frequency (IF) to baseband. Phase and amplitude dither may be enabled on-chip to improve spurious performance of the NCO. A phase offset word is available to create a known phase relationship between multiple AD6620s. Note 7: To 0.01% for a full-scale change, measured from falling edge of LD. Note 8: VREF = 0V. DAC register contents changed from all 0s to all 1s or from all 1s to all 0s. Note 9: VREF = 6VRMS at 1kHz. DAC register loaded with all 1s. Note 10: 10Hz to 100kHz between RFB and IOUT. Calculation from en = 4KTRB where: K = Boltzmann constant (J/K); R = resistance (Ω); T = resistor temperature (K); B = bandwidth (Hz). USING THE FilterPro™ PROGRAM With each data entry, the program automatically calcu- lates values for filter components. This allows you to use a what if spreadsheet-type design approach. For ex- ample, you can quickly determine, by trial-and-error, how many poles are needed for a given roll-off. The CA3318CD extends four 10/100 Ethernet LAN segments by encapsulating MAC frames in HDLC or X.86 (LAPS) for transmission over four PDH/TDM data streams. The serial links support bidirectional synchronous interconnect up to 52Mbps over xDSL, T1/E1/J1, T3/E3, V.35/Optical, OC-1/EC-1, or SONET/SDH Tributary. |
|
||
