|
|
 |
|
|
|
CA3308CE Supplier, CA3308CE on Stock |
|||
| CA3308CE CA3308CE PDF MASTER IDT7132 easily expands data bus width to 16-or-more bits using SLAVE IDT7142 On-chip port arbitration logic (IDT7132 only) BUSY output flag on IDT7132; BUSY input on IDT7142 Battery backup operation 2V data retention (LA only) TTL-compatible, single 5V 10% power supply Available in 48-pin DIP, LCC and Flatpack, and 52-pin PLCC packages Military product compliant to MIL-PRF-38535 QML Industrial temperature range (C40C to +85C) is available for selected speeds CA3308CE Datasheet The Z-Link Controller will include a proven IEEE 802.15.4 software stack including both the PHY and the MAC protocol layers. In addition, the Z-Link Controller will be sup- ported with a full suite of program and system development tools including C compiler, macro assembler, progam debugger/simulator, in-circuit emulator, and an evaluation kit. CA3308CE Suppliers Read Cycle: When WE and CLR are HIGH and OE is LOW, the RAM is in a read cycle. The state of the Match pin is not guaranteed, but in the current implementation it continues to reflect the output of the comparator. The Match pin goes HIGH during read cycles since the data at the specified address is the same as the data (being read) at the I/Os of the RAM. Gain-Bandwidth: 45MHz Unity-Gain Stable Slew Rate: 250V/µs C-LoadTM Op Amp Drives Capacitive Loads Maximum Input Offset Voltage: 1mV Maximum Input Bias Current: 300nA Maximum Input Offset Current: 300nA Minimum Output Swing Into 500Ω: 12V Minimum DC Gain: 20V/mV, RL = 500Ω Settling Time to 0.1%: 75ns, 10V Step Settling Time to 0.01%: 95ns, 10V Step Differential Gain: 0.1%, AV = 2, RL = 150Ω Differential Phase: 0.2, AV = 2, RL = 150Ω The MODSEL control pin selects the source of the data moving into the delay line. When MODSEL is low, the data input bus (DI0-9) is the source of the data. When MODSEL is high, the output of the HSP9501 is routed back to the input to form a circular buffer. I/ODescription I Data inputs for a 9-bit bus. I When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF and PAF go HIGH, and PAE and EF go LOW. A Reset is required before an initial Write after power-up. Write ClockI Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted. Write Enable 1I If the FIFO is configured to have programmable flags, WEN1 is the only Write Enable pin. When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. Write Enable 2/I The FIFO is configured at Reset to have either two write enables or programmable flags. If WEN2/LD Loadis HIGH at Reset, this pin operates as a second write enable. If WEN2/LD is LOW at Reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets. Data OutputsO Data outputs for a 9-bit bus. Read ClockI Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted. Read Enable 1I When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW. Read Enable 2I When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW. Output EnableI When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance state. Empty FlagO When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK. ProgrammableO When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default Almost-Empty Flagoffset at reset is Empty+7. PAE is synchronized to RCLK. ProgrammableO When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default Almost-Full Flagoffset at reset is Full-7. PAF is synchronized to WCLK. Full FlagO When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK. PowerOne 3.3V volt power supply pin. GroundOne 0 volt ground pin. The X25097 is a CMOS 8K-bit serial EEPROM, inter- nally organized as 1024 x 8. The X25097 features a Serial Peripheral Interface (SPI) and software protocol, allowing operation on a simple four-wire bus. The bus signals are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select (CS) input, allowing any number of devices to share the same bus. |
|
||
